

1 Line", naming Pai-Hung Pan as inventor, and which is now U.S. Patent
2 No. 5,739,066, the disclosure of which is incorporated by reference--.

3

4 In the Claims

5 Cancel claims 1-40 without prejudice.

6

7 Please add claims 41-52 as follows:

8

9 41. A semiconductor processing method of forming a conductive
10 transistor gate over a substrate comprising the steps of:

11 forming a conductive gate over a gate dielectric layer on a
12 substrate, the gate having sidewalls and an interface with the gate
13 dielectric layer;

14 forming sidewall spacers over the gate's sidewalls, the sidewall
15 spacers joining with the gate dielectric layer; and

16 after forming the sidewall spacers, exposing the substrate to
17 oxidizing conditions effective to channel oxidants through the gate
18 dielectric layer and underneath the sidewall spacers joined therewith to
19 oxidize at least a portion of the gate interface with the gate dielectric
20 layer.

21 42. The method of claim 41, wherein the sidewall spacers
22 comprise nitride.

Sub-D1
b
1 43. The method of claim 41, wherein the gate comprises a first
2 conductive layer a portion of which defines the interface, an overlying
3 ^{layer} metal, and an electrically conductive reaction barrier layer interposed
4 between the first layer and the overlying layer.

5 44. The method of claim 41, wherein the forming of the sidewall
6 spacers includes:

7 depositing a first material over the gate;
8 depositing a second material over the first material;
9 anisotropically etching the first and second materials to a degree
10 sufficient to leave the spacers over the gate's sidewalls, the spacers
11 being defined by both the first and second material.

12 45. A semiconductor processing method of forming a conductive
13 gate comprising:

14 forming sidewall spacers over a conductive gate's sidewalls
15 sufficiently to cover all conductive material comprising said sidewalls; and
16 after forming the sidewall spacers, conducting an oxidizing step by
17 channeling oxidants through a layer which underlies the gate and the
18 sidewall spacers, and which is outwardly exposed laterally proximate the
19 sidewall spacers.

20 46. The method of claim 45, wherein ^{the} said layer through which
21 oxidants are channeled comprises a gate dielectric layer.

1 47. The method of claim 45, wherein the gate comprises
2 polysilicon, an overlying metal, and an electrically conductive reaction
3 barrier layer intermediate the polysilicon and the overlying metal.

4 48. The method of claim 45, wherein the forming of the sidewall
5 spacers comprises:

6 depositing a first material over the gate; *stack*
7 depositing a second material over the first material; and
8 anisotropically etching the first and second materials to a degree
9 sufficient to leave the sidewall spacers over the gate's *sidewalls*. *stack's*

10 49. The method of claim 45, wherein the forming of the sidewall
11 spacers comprises:

12 depositing a first material over the gate; *stack*
13 anisotropically etching the first material to a degree sufficient to
14 leave first sidewall spacers over the gate; *stack*
15 depositing a second material over the first sidewall spacers; and
16 anisotropically etching the second material to a degree sufficient
17 to leave second sidewall spacers over the first sidewall spacers.

1 50. A semiconductor processing method of forming a conductive
2 transistor gate over a substrate comprising the steps of:

3 forming a conductive gate over a gate dielectric layer on a
4 substrate, the gate having sidewalls disposed over the dielectric layer, the
5 dielectric layer extending laterally outward of the sidewalls;

6 forming non-oxide material over the gate and dielectric layer;

7 anisotropically etching the non-oxide material to form non-oxide
8 spacers over the sidewalls, the spacers joining with the gate dielectric
9 layer; and

10 after anisotropically etching the non-oxide material to form the
11 spacers, exposing the substrate to oxidizing conditions effective to oxidize
12 at least a portion of the gate.

13 *SIX* 14 50 15 31. The method of claim ~~50~~, wherein the forming of the non-
16 oxide material and the anisotropically etching thereof comprises:

17 18 depositing a first non-oxide material over the gate; *structure*

19 20 anisotropically etching the first non-oxide material to a degree
21 sufficient to leave first spacers over the gate sidewalls; *structure*

22 23 depositing a second non-oxide material over the first spacers; and

24 anisotropically etching the second non-oxide material to a degree
sufficient to leave second spacers over the first spacers.

1 52. A semiconductor processing method of forming a conductive
2 gate comprising the steps of:

3 forming a patterned gate atop a substrate dielectric surface, at
4 least a portion of the gate being conductive, the conductive portion
5 comprising:

6 a polysilicon layer,
7 an overlying metal, and
8 a reaction barrier layer interposed between the polysilicon
9 and the overlying metal;

10 covering a top and sidewalls of the gate with oxidation resistant
11 material, said covering comprising:

12 depositing a first barrier material over the gate,
13 depositing a second barrier material over the first barrier
14 material, and

15 anisotropically etching the first and second barrier materials
16 to a degree sufficient to leave the oxidation barriers on the gate; and
17 exposing the substrate to oxidation conditions effective to oxidize
18 at least a portion of the gate laterally adjacent the covered sidewalls
19 adjacent the dielectric surface.